PLUS Search Results for S/N 09787353, Searched January 25, 2005

The Patent Linguistics Utility System (PLUS) is a USPTO automated search system for U.S. Patents from 1971 to the present. PLUS is a query-by-example search system which produces a list of patents that are most closely related linguistically to the application searched. This search was prepared by the staff of the Scientific and Technical Information Center, SIRA.

09787353_QUAL

6256694 85

Page 1

09787353_CLS Most Frequently Occurring Classifications of Patents Returned From A Search of 09787353 on January 25, 2005

```
Original Classifications

.3 710/110

.3 710/118

.2 710/100

.2 710/105
             710/107
             710/112
      2
           710/266
710/306
Cross-Reference Classifications

4 710/107

4 710/110

3 710/113
            710/113
370/376
709/237
710/100
710/105
710/118
710/269
             711/145
           711/146
711/150
711/169
Combined Classifications
7 710/110
6 710/107
            710/10/
710/118
710/100
710/105
710/113
710/266
711/145
370/376
370/535
      4
      4
      332222222222222
            700/2
709/237
710/112
710/269
710/306
711/141
711/144
             711/146
             711/149
             711/150
711/169
714/24
             714/805
```

09787353_CLSTITLES Titles of Most Frequently Occurring Classifications of Patents Returned From A Search of 09787353 on January 25, 2005

7	710/110 Class 710/100 710/107	710	OR, 4 XR) : ELECTRICAL COMPUTERS AND DIGITAL DATA PROCESSING SYSTEMS: INPUT/OUTPUT INTRASYSTEM CONNECTION (E.G., BUS AND BUS TRANSACTION PROCESSING) .Bus access regulation
	710/107		Bus master/slave controlling
6	710/107 Class 710/100	710	OR, 4 XR) : ELECTRICAL COMPUTERS AND DIGITAL DATA PROCESSING SYSTEMS: INPUT/OUTPUT INTRASYSTEM CONNECTION (E.G., BUS AND BUS
	710/107		TRANSACTION PROCESSING)
5	710/118 Class	(3 710	OR, 2 XR) : ELECTRICAL COMPUTERS AND DIGITAL DATA PROCESSING SYSTEMS: INPUT/OUTPUT
	710/100 710/107 710/113 710/118		INTRASYSTEM CONNECTION (E.G., BUS AND BUS TRANSACTION PROCESSING) .Bus access regulationCentralized bus arbitrationDelay reduction
4	710/100 Class	(2 710	OR, 2 XR) : ELECTRICAL COMPUTERS AND DIGITAL DATA PROCESSING SYSTEMS: INPUT/OUTPUT INTRASYSTEM CONNECTION (E.G., BUS AND BUS
	/10/100		TRANSACTION PROCESSING)
4		710	OR, 2 XR) : ELECTRICAL COMPUTERS AND DIGITAL DATA PROCESSING SYSTEMS: INPUT/OUTPUT
			INTRASYSTEM CONNECTION (E.G., BUS AND BUS TRANSACTION PROCESSING) .Protocol
4	710/113 Class 710/100	710	OR, 3 XR) : ELECTRICAL COMPUTERS AND DIGITAL DATA PROCESSING SYSTEMS: INPUT/OUTPUT INTRASYSTEM CONNECTION (E.G., BUS AND BUS
	710/107 710/113		TRANSACTION PROCESSING) .Bus access regulation
3	710/266 Class	(2 710	
		PROCESSING SYSTEMS: INPUT/OUTPUT INTERRUPT PROCESSING .Programmable interrupt processing	
3	711/145 Class 711/100 711/117 711/118 711/141	(1 711	SYSTEMS: MEMORY STORAGE ACCESSING AND CONTROL .Hierarchical memoriesCachingCoherency
	711/145		Access control bit

09787353_CLSTITLES

```
370/376
                   (0 \text{ OR}, 2 \text{ XR})
        Class
                 370:
                        MULTIPLEX COMMUNICATIONS
         370/351
                        PATHFINDING OR ROUTING
         370/357
                        .Through a circuit switch
         370/360
                        ... Switching control
... Time switch, per se (e.g., T or T-T)
         370/375
                        ....Time slot interchange, per se
         370/376
                  (1 OR, 1 XR)
2 370/535
                 370 : MULTIPLEX COMMUNICATIONS
         class
         370/473
                        ..Transmission of a single message having
                        multiple packets
.Combining or distributing information via time
        370/498
                             channels
         370/535
                        ...Multiplexing combined with demultiplexing
  700/2
                   (1 OR, 1 XR)
        Class
                 700 : DATA PROCESSING: GENERIC CONTROL SYSTEMS OR
                          SPECIFIC APPLICATIONS
         700/1
                        GENERIC CONTROL SYSTEM, APPARATUS OR PROCESS
                        .Plural processors
         700/2
  709/237
                   (0 \text{ OR}, 2 \text{ XR})
                 709 : ELECTRICAL COMPUTERS AND DIGITAL PROCESSING
        Class
                          SYSTEMS: MULTIPLE COMPUTER OR PROCESS
                                                                        COORDINATING
         709/200
                        MULTICOMPUTER DATA TRANSFERRING
                        .Computer-to-computer protocol implementing ..Computer-to-computer handshaking
         709/230
         709/237
  710/112
                   (2 OR, 0 XR)
        Class
                 710:
                         ELECTRICAL COMPUTERS AND DIGITAL DATA
                           PROCESSING SYSTEMS: INPUT/OUTPUT
        710/100
                        INTRASYSTEM CONNECTION (E.G., BUS AND BUS
                              TRANSACTION PROCESSING)
         710/107
                        .Bus access regulation
        710/112
                        ..Bus request queuing
  710/269
                   (0 \text{ OR}, 2 \text{ XR})
        Class
                 710:
                         ELECTRICAL COMPUTERS AND DIGITAL DATA
                          PROCESSING SYSTEMS: INPUT/OUTPUT
                        INTERRUPT PROCESSING
         710/260
         710/269
                        .Handling vector
  710/306
                   (2 OR, 0 XR)
                         ELECTRICAL COMPUTERS AND DIGITAL DATA
                 710:
        Class
                          PROCESSING SYSTEMS: INPUT/OUTPUT
                        INTRASYSTEM CONNECTION (E.G., BUS AND BUS
        710/100
                              TRANSACTION PROCESSING)
         710/305
                        .Bus interface architecture
        710/306
                        ..Bus bridge
  711/141
                   (1 \text{ OR}, 1 \text{ XR})
        Class
                 711 :
                        ELECTRICAL COMPUTERS AND DIGITAL PROCESSING
                          SYSTEMS: MEMORY
        711/100
                        STORAGE ACCESSING AND CONTROL
                        .Hierarchical memories
        711/117
        711/118
                        ..Caching
        711/141
                        ... Coherency
2 711/144
                   (1 \text{ OR}, 1 \text{ XR})
                 711 : ELECTRICAL COMPUTERS AND DIGITAL PROCESSING
        Class
                          SYSTEMS: MEMORY
```

```
09787353_CLSTITLES
        711/100
                       STORAGE ACCESSING AND CONTROL
        711/117
                       .Hierarchical memories
        711/118
                       ...Caching
        711/141
                       ...Coherency
        711/144
                       ....Cache status data bit
2 711/146
                  (0 \text{ or}, 2 \text{ xr})
        class
                 711 : ELECTRICAL COMPUTERS AND DIGITAL PROCESSING
                         SYSTEMS: MEMORY
        711/100
                       STORAGE ACCESSING AND CONTROL
        711/117
                       .Hierarchical memories
        711/118
                       ..Caching
        711/141
711/146
                       ... Coherency
                       ....Snooping
2 711/149
                  (1 OR, 1 XR)
        Class
                 711 : ELECTRICAL COMPUTERS AND DIGITAL PROCESSING
                         SYSTEMS: MEMORY
        711/100
                       STORAGE ACCESSING AND CONTROL
        711/147
                       .Shared memory area
        711/149
                       ...Multiport memory
                  (0 OR, 2 XR)
  711/150
        Class
                 711 : ELECTRICAL COMPUTERS AND DIGITAL PROCESSING
                         SYSTEMS: MEMORY
        711/100
                       STORAGE ACCESSING AND CONTROL
        711/147
                       .Shared memory area
        711/150
                       ...Simultaneous access regulation
 711/169
                  (0 \text{ OR}, 2 \text{ XR})
        Class
                 711 : ELECTRICAL COMPUTERS AND DIGITAL PROCESSING
                         SYSTEMS: MEMORY
        711/100
711/167
                       STORAGE ACCESSING AND CONTROL
                       .Access timing
        711/169
                       .. Memory access pipelining
2 714/24
                  (1 \text{ OR}, 1 \text{ XR})
        Class
                 714: ERROR DETECTION/CORRECTION AND FAULT
                         DETECTION/RECOVERY
        714/100
                       DATA PROCESSING SYSTEM ERROR OR FAULT HANDLING
                       .Reliability and availability
        714/1
        714/2
                       .. Fault recovery
        714/24
                       ...Safe shutdown
                  (1 OR, 1 XR)
2 714/805
        Class
                        ERROR DETECTION/CORRECTION AND FAULT
                         DETECTION/RECOVERY
                       PULSE OR DATA ERROR HANDLING
        714/699
        714/799
                       .Error/fault detection technique
        714/800
                       ..Parity bit
        714/805
                       ...Storage accessing (e.g., address parity
                           check)
```